High-NA EUV
AI overview
Sign in and the AI will write an overview from our coverage.
Headlines · 2
- Lam Research and imec Expand 3D Integration and Aether Collaboration
Lam Research and imec expanded their collaboration with joint research on advanced 3D integration, next-generation 3D memory processes, and Aether dry resist for High-NA EUV lithography, according to TechNews. The 3D integration work covers dielectric deposition, stress compensation, bevel deposition, plasma dicing, and process validation, while the memory effort includes charge-trapping materials, multilayer deposition, high-aspect-ratio etching, contacts, and low-resistance interconnects. Lam Research said earlier joint work used single-exposure High-NA EUV lithography to pattern ruthenium direct-metal-etch interconnects at line pitches below 20 nanometers, with reported electrical yields of 100% for fork structures and above 90% for meander structures.
科技新报 · 🔥 6 - Intel advances Fab 62 and Ohio One construction
Intel has begun installing production tools at Fab 62 in Arizona and reported construction progress at the Ohio One complex in New Albany. Intel also confirmed integrating High-NA EUV lithography into high-volume manufacturing, while later reporting said it is shifting some capacity from client processors toward data-center CPUs amid AI-related demand. Fab 62’s operating and mass-production schedules differ across reports, and its process-node assignment has not been formally disclosed.
Tom’s Hardware · 🔥 6
Experience and discussion from the community
Share my High-NA EUV experienceAsk about High-NA EUV
Nobody has shared their experience with High-NA EUV yet.